Abstract. This paper proposes a novel soft-switching dual full-bridge converter with shared lagging leg and dual outputs in series. Resonant clamp circuits are employed across the secondary rectifiers to reduce the voltage overshoots of the secondary rectifiers, as well as extinguish the primary current during the freewheeling interval. Full Zero-Voltage-Switching (ZVS) range of the lagging leg switches can be achieved based on the parallel full-bridge configuration. The dual outputs of the proposed converter are connected in series, and the whole output voltage can be regulated within the desired voltage range by the phase-shift control. Therefore, the proposed converter would be useful for high output voltage and high power applications. Steady state operation and distinctive features of the converter are explained and verified on a 1-kW hardware prototype, and experimental results validate the feasibility and performance of the proposed converter.
Introduction
In recent years, the conventional phase-shift full-bridge (PSFB) converters have been widely employed in high-power applications [1] [2] [3] [4] [5] because of their advantages of high conversion efficiency, high power density, and low electromagnetic interference (EMI). All primary switches can be turned on under ZVS using the transformer leakage inductance and switch intrinsic capacitance without any external passive components [6] [7] [8] [9] . It is well known that the energy stored in the output inductor is sufficient to help the leading leg switches realize ZVS for a wide load range. But it is difficult to realize ZVS for the lagging leg switches under light load conditions because the energy stored in the small leakage inductance is always insufficient especially under high input voltage and light load conditions. The ZVS range can be extended by increasing the leakage inductance and/or adding a suitable series inductance. However, having a large series inductance reduces the effective duty ratio and limits the power transfer capability of the converter. Moreover, some other problems are brought in, such as high voltage spikes on the secondary-side rectifiers, excessive primary circulating current [10] [11] [12] [13] [14] [15] , etc. Therefore, several methods [16] [17] [18] [19] [20] [21] [22] have been proposed to solve these problems with the conventional PSFB converters.
Recently, several hybrid Half-bridge Full-bridge (HB-FB) converters based on "shared leg" technique have been proposed in [23] [24] [25] [26] [27] [28] . Their common characteristic is that the input energy can be AEST2016 transferred to the output even in the freewheeling interval of the output inductor. In this way, The requirements for filter are less because of the three-level voltage waveforms of the secondary-side rectifier, and the efficiency can be significantly increased because of the parallel power processing technique [29] . The hybrid HB-FB converter in [23] employs an additional transformer, which is connected between the mid-point of the split capacitor to the mid-point of the lagging leg, to realize fully ZVS of the lagging leg switches. However, when the primary-side of the main transformer is shorted in the freewheeling interval, a circulating current will be created due to series connection of the secondary sides of the two transformers, resulting in severe conduction loss. In [24] , the two split capacitors are replaced with two active switches, and the performance of the proposed converter is analyzed for constant-input, variable-output applications. Nevertheless, the circulating current problem still exists. The topology in [25] replaces the additional transformer with two active switches. In this way, the board space can be saved and the power density will be increased. The circuit configuration can be changed from full-bridge to half-bridge during the freewheeling interval. The input energy is transmitted to the output load with no dead time, and therefore the input current ripple and output filter requirement can be greatly reduced. However, its main disadvantage is that ZVS capability of the lagging leg switches will be lost at light loads. Loss of ZVS implies high switching losses at high switching frequency and may also result in possible reliability problems such as device failure due to poor reverse recovery characteristic of the MOSFET body diode.
In order to solve this problem, a Zero-Voltage Zero-Current-Switching (ZVZCS) hybrid HB-FB converter has been proposed in [26] for high input voltage application. The leading leg employing MOSFETs is a three-level (TL) leg, where the active switches can realize ZVS for a wide load range and suffer only half of the input voltage. The lagging leg adopting IGBTs is a two-level leg, and operates at ZCS in the full-load and full-line range. However, the conduction loss in the two-level leg increases and the magnetizing energy of the transformer can not be fed back to the input because of the series diodes. Moreover, utilization of the input voltage is relatively low due to the primary blocking capacitor [27] .
Recently, attention has been drawn to hybrid resonant and PWM converters [27, 28] . A softswitching converter combining the LLC resonant half-bridge circuit and PSFB circuit with a shared ZVS leading leg has been proposed in [27] . In this converter, full ZVS range of MOSFETs in the leading leg is realized based on the parallel LLC resonant half-bridge configuration. The primary current is extinguished by the output voltage of LLC resonant circuit during the freewheeling interval. ZCS of IGBTs in the lagging leg can be achieved in the complete full-line and full-load range. Furthermore, duty cycle loss is negligible since the leakage inductance of the main transformer can be designed as small as possible. However, this way also results in high voltage spikes on the secondary side rectifiers because of the lack of clamping feature. In consequence, this will increase the voltage stress across the rectifiers and may result in EMI problems. Also, a novel high-efficiency hybrid HB-FB converter with shared lagging leg is developed in [28] . In this topology, ZVS of the active switches in the lagging leg can be realized from true zero-load to full-load condition with the help of LLC resonant circuit. The secondary-side resonant circuit can quickly reset the primary circulating current during the freewheeling interval, as well as reduce voltage overshoots across the rectifier diodes and transfer additional resonant energy to the output load. Hence, the proposed converter is attractive for hybrid electric vehicles (HEVs)/electric vehicles (EVs) on-board charger applications. This paper proposes a novel dual full-bridge converter with shared lagging leg and dual outputs in series. In this converter scheme, ZVS of the active switches in the lagging leg can be realized for full power range based on the parallel full-bridge configuration. Resonant clamp circuits are employed across the secondary rectifiers to reduce the voltage overshoots of the secondary rectifiers, as well as extinguish the primary current during the freewheeling interval. It is also known that, the voltage stresses on the output stresses on the output terminal power devices can be reduced because of the dual outputs in series configuration. In consequence, rectifiers with lower breakdown voltage rate, better reverse recovery characteristic and lower forward voltage drop can be used, and this can reduce conduction loss and reverse recovery loss of the secondary rectifier. Hence, there is a lot of potential for this converter to be used for high voltage and high power applications.
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This paper is organized as follows: Section II describes the circuit configuration and detailed operation principle of the power stage. Some detailed features and characteristics are analyzed in Section III. In Section IV, a 1-kW hardware converter prototype has been designed, made and tested to verify the validity and superior performance of the proposed circuit. Finally, the concluding remarks are presented in Section V. where k 2 denotes the turns ratio N 22 :N 21 of the transformer T 2 . T on is the active interval when the diagonal pair of switches (S 3 , S 6 ) or (S 4 , S 5 ) conduct together, and T s is the switching period, then we can derive D=2T on /T s as the duty cycle of the FB2 circuit. According to the relationship between T on and T r as shown in Table I , there are three distinct operation modes for the proposed converter [28] . In Mode 1 operation, the FB2 circuit still works in the active interval when the resonant current i Dr2 reaches zero. In Mode 2 operation, the FB2 circuit turns into the freewheeling interval just at the instant when the resonant current i Dr2 reaches zero. In Mode 3 operation, the FB2 circuit turns into the freewheeling interval before the resonant current i Dr2 reaches zero. 
Mode 1
The proposed converter goes through nine stages during a half-switching cycle in this mode. The equivalent operation circuits and key waveforms for different stages are shown in Figs. 2 and 3, respectively. Switches S 2 , S 3 and S 5 conduct prior to Stage 1 and the primary current i p2 in the transformer T 2 is reset because of the resonant clamp circuit Aux. Meanwhile, the magnetizing current of TR2 is negligible since the magnetizing inductance L m2 is designed to be large. Also, the saturable inductance value is zero since the secondary current of transformer T 1 is larger than the critical saturation point.
Stage 1 [t 0 ≤ t < t 1 ]: At t=t 0 , S 2 and S 3 are turned off. The primary current i p1 charges the output capacitors of S 2 and S 3 and discharges that of S 1 and S 4 . The voltage across switch S 3 can be expressed as
where v s3 is the voltage across switch S 3 , k 1 denotes the turns ratio N 12 :N 11 of transformer T 1 , i Lo1 is the output inductor current, I Lm1 is peak value of the magnetizing current i Lm1 , and I Lm1 is given by 
where L lk2 is the leakage inductance of transformer T 2 . During this interval, the primary current i p1 continues to charge the output capacitors of S 2 and S 3 and discharge that of S 1 and S 4 .
Stage 3 [t 2 ≤ t < t 3 ]: During this stage, the primary current i p1 decreases quickly to the magnetizing current i Lm1 since the leakage inductance L lk1 is designed to be very small. The saturable inductor L s turns into a high impedance state, and therefore the primary-side and secondary-side power circuits of FB1 are separated. Also, i Lm1 can be assumed constant and at its peak value I Lm1 during this interval. The diode D r3 conducts and the inductor current i Lo1 flows through C r1 , D r3 and L o1 for freewheeling. During this interval, the output capacitor of S 2 is charged by I Lm1 , whereas that of S 3 is charged by the difference current between I Lm1 and i p2 . The voltages across S 2 and S 4 are expressed respectively as where v s2 is the voltage across switch S 2 . As indicated in (5), it should be noted that it is more difficult for S 3 to realize ZVS comparing with S 2 because of the different charging current. According to equations (4) and (5), the current i p2 and voltage v s3 can be calculated as 
where v s5 and v s6 are the voltages across the active switch S 5 and S 6 , respectively. Stage 7 will end once the rectifier voltage v rec deceases to the resonant capacitor voltage v cr . The time t 7 can be obtained by solving (7) and t 7 will be 2 2
where 
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The body diode of switch S 6 begins to conduct after the output capacitor of S 6 has been completely discharged. Then, the time t 8 can be found by solving (9) and t 8 
Mode 3
The proposed converter goes through eight stages during a half-switching cycle in this mode. The operation of the proposed converter in this mode is almost the same as in Mode 1 except for Stages 6 and 7, and therefore only stages 6 and 7 are discussed in this section. Also, Fig. 5 shows the equivalent operation circuits for Stages 6 and 7 in this mode, and key waveforms for different stages are shown in Fig. 4(b) .
Stage 6 [t 5 ≤ t < t 6 ]: At t 5 , S 5 has been turned off. The primary current i p2 , which is equivalent to n 2 (i Lo2 +i Dr2 ), begins to charge the output capacitor of S 5 and that of S 6 . During this stage, the output capacitor of S 6 is discharged completely, and then the body diode of S 6 begins to conduct.
Stage 7 [t 6 ≤ t < t 7 ]: During this stage, the voltage reflected from the secondary-side is applied to the leakage inductance L lk2 of transformer T 2 and the primary current i p2 continues decreasing. The resonant current i Dr2 reaches zero at the end of this stage and the diode D r2 turns off.
Analysis of the proposed converter

Transformers Turns Ratios
The input-output relationship of the proposed converter is given below
where D is the duty cycle of 
Soft-switching conditions for the active switches
The ZVS conditions for the leading leg switches (S 5 and S 6 ) can be designed in Mode 1 since the primary-side current of FB2 circuit is smaller for the same output power at higher output voltage. Fig.6 illustrates the primary-side current for the conventional PSFB converter and FB2 circuit respectively. In the FB2 circuit, there is no circulating current in the primary-side full-bridge circuits compared to the conventional PSFB converter. As shown in Fig. 6(b) , the ZVS conditions for the leading leg switches of FB2 circuit can be expressed as ( ) (13) As indicated in (13), the minimum output inductor current (i Lo2,ZVS ) to guarantee ZVS of the leading leg switches is given by In order to ensure ZVS, the dead time t d, leading , should be adjusted to allow the output capacitors of S 5 and S 6 to fully charge and discharge, and it can be derived as given below based on (8) 
In consequence, the ZVS range of the leading leg switches in FB2 circuit can be designed based on (14) and (15) . In most operation cases, v cr is relatively small comparing with k 2 V in and V o2 , and therefore ZVS of S 5 and S 6 can be realized for a wide power range. As we all known, ZVS of the active switches in the lagging leg is realized relying mainly on the magnetizing current of transformer T 1 , and the peak value of magnetizing current i Lm1 is independent of load condition. Hence, the ZVS conditions for the primary-side switches of FB1 circuit can be expressed as ( )
As indicated in (3) and (16), the energy needed to realize ZVS depends only on the magnitude of the input voltage, and is independent of the output voltage. By using (3), the magnetizing inductance L m1 is defined as (17) and (18) . Thus, ZVS of S 1 -S 4 is independent of input voltage variations, the output voltage and output current.
Reduced voltage stresses of the secondary rectifiers
In the proposed converter, the voltage overshoots arising from the resonance between the leakage inductance and parasitic lumped secondary-side capacitance are significantly reduced by the resonant clamp circuit. For the FB2 circuit, the voltage stresses of secondary-side rectifiers are clamped to
where V cr is the average DC voltage and Δv cr is the superimposed rippled voltage across C r . According to [21] , the average DC voltage V cr is given by
By using (20) , the voltage stresses of the secondary-side rectifiers are given by
During the freewheeling interval, the resonant capacitor C r is discharged by the output inductor current i Lo2 and the voltage across C r decreases from the maximum value to minimum value. Then, the rippled voltage Δv cr is given by
As indicated in (21) and (22), the resonant capacitor should be large enough to reduce voltage overshoots across the rectifiers, and the resonant capacitor is defined as
where V rec,max is the maximum value of voltage stresses across the bridge rectifiers. Another consideration is that the voltage across C r should not be discharged to zero within the desired operation range. Then, the following equation can be derived based on (22) 
Then, (23) and (24) can be integrated as following ( 
It should be noted that the resonant capacitor C r1 could be relatively small comparing with C r because there is no corresponding freewheeling interval in FB1 circuit operation. Fig. 7(a) shows the rectified voltage and output inductor current waveform of the conventional PSFB converter. The peak current ripple of output inductor can be expressed as Fig. 7(b) shows the rectified voltage and output inductor current waveform of the FB2 circuit. The peak current ripple of output inductor can be expressed as
Reduced output filter requirement
The current ripple ratio (CRR) of the FB2 circuit to the traditional PSFB converter with the same output inductance is obtained by solving (26) and (27) Fig. 8 shows the normalized output inductor current ripple and the current ripple ratio CRR as a function of the DC gain M. It can be seen from Fig. 9 that the output inductor current ripple in the FB2 circuit can be reduced within a wide range of DC voltage gain compared to the conventional PSFB converter. It means that the inductance in the FB2 circuit can be reduced compared to the conventional PSFB converter under the same current ripple condition. Fig. 9 shows the key waveforms of the FB1 circuit. As shown in Fig. 10 , The peak output inductor current ripple can be expressed as
where t d,loss is the duty cycle loss of the FB1 circuit, and t d,loss is given by
where i L is the load current of the proposed converter. As indicated in (18) , (29) and (30) , the time intervals t d.lagging and t d,loss are small enough so that the output inductor current ripple is very small. This means that the inductance L o1 can be designed to be very small at the given output inductor current ripple condition, allowing compact output inductor size. 
Experiment results and discussions
A 1-kW hardware prototype of the proposed converter has been designed, made and tested to verify the circuit operation principles. The prototype converter has the following specifications: input voltage V in = 90-110V; output voltage V o =500-700V; switching frequency f s = 100kHz. The circuit parameters are illustrated in Table II . Fig. 10 shows the schematic diagram of experimental circuit. In this scheme, the FB1 circuit can also be regulated by phase-shift control so that the output voltage can be brought lower than the normal minimum voltage for which the converter is designed, and therefore the device current during start-up and overload conditions can be effectively limited by this arrangement. As shown in Fig. 10 , the control circuits of the proposed converter are based on the conventional phase-shift control IC UC3895. The two UC3895s are synchronous with each other, and a simple logic gate array (LGA) is employed to cope with the two random situations, which are analyzed in [34] . The control voltage v c in Fig. 10 is based on the error between the actual and desired output voltage, and is designed to vary from 5V to 10V under normal operating conditions. Hence, UC3895-1 operates with full pulse-width and the pulse-width of the FB2 circuit is adjusted to control the output voltage. Under start-up and overload conditions, the control voltage falls below 5V, hence the pulse-width of the FB1 circuit is controlled now, and the FB2 circuit operates with zero pulsewidth. Therefore, the device currents can be limited under start-up and overload conditions by this arrangement. A photograph of the experimental prototype is shown in Fig. 11 . Fig. 12 shows the key waveforms of the FB2 circuits for three different modes. It can be confirmed from this figure that the primary circulating current has been significantly reduced in all operation modes. Meanwhile, there is no voltage spikes across the secondary-side diodes of the FB2 circuit. Fig.  13 shows the key waveforms of the FB1 circuit at V o =600V and P o = 1000W. It can be confirmed from the measured waveforms that the there is also no voltage spikes across the secondary rectifiers of the FB1 circuit. In consequence, diodes with lower breakdown voltage rate, better reverse recovery characteristic and lower forward voltage drop can be used, and this can reduce conduction loss and reverse recovery loss of the secondary rectifier. Hence, the proposed converter would be useful for high output voltage and high power applications.
Figs. 14 and 15 show the switching waveforms of S 1 and S 3 with the same output voltage (600V) for different load conditions. It can be clearly demonstrated that ZVS of the lagging leg switches in the proposed converter can be actually realized for all power range. Fig. 16 shows the loss evaluation for several main parts of the proposed converter with the same output voltage for different output power according to the parameters in Table II . As shown in Fig. 16 , the conduction losses of power devices and the copper losses of transformers dominate the main parts of the power loss breakdown, and therefore the effect of utilizing the soft-switching technologies is confirmed herein. The measured efficiency with different loads and different output voltages is given in Fig. 17 . It can be seen that, high efficiency over wide load range is achieved and the peak efficiency achieves 95.5% under 1-kW output power and 700-V output voltage conditions. The conduction losses of the active switches and output diodes are reduced with lower current stresses leading to better efficiency with a higher output voltage. 
Conclusion
This paper presents a novel dual full-bridge converter with shared lagging leg and dual outputs in series. ZVS of the lagging leg switches in the proposed converter is realized for all power range by using the magnetizing current of transformer. The secondary-side resonant circuit can effectively reset the primary-side circulating current, as well as clamp secondary rectifier voltage. The voltage stresses across the output terminal power devices are greatly reduced because of the dual outputs in series configuration. In consequence, rectifiers with lower breakdown voltage rate, better reverse recovery characteristic and lower forward voltage drop can be used, and this can reduce conduction loss and reverse recovery loss of the secondary rectifier. Hence, there is great potential for this converter to be used for high voltage and high power applications. Experimental results obtained from a laboratorymade prototype have been presented to demonstrate the performance of this converter.
